Abstract -The on-chip inductance impact on signal integrity has been a problem for designs in deep-submicron technologies. The impact increases clock skew, max-timing and noise levels of bus signals. In this paper, circuit macro-models are benchmarked against test chip measurement in a 90 nm technology. Circuit simulations show the inductive impact on clock skew (e.g., 1lps in 2GHz clock frequency), signal delay (e.g., 11% max-timing push-out) and noise levels (e.g., 13%VDD). In addition, the inductive impact on signal integrity in the presence of process variations is evaluated. Finally, inductive impact in 65nm and 45 nm technologies is simulated, which indicates that the inductance impact will not diminish as technology scales.
I. INTRODUCTION The inductive impact on timing and noise of ultra-high frequency designs has been a challenge for technologies below 0.25 gim [1] - [5] . The inductance impact increases clock skew, max-timing of bus signals, and noise levels of bus signal and power/ground grids. In nanometer technologies, interconnects become more resistive and capacitive due to smaller wire widths and pitches, which may potentially alleviate the inductance effects. However, faster signal rise and fall times inevitably increase di/dt and inductive effects. Evaluation of the inductive impact in the 90 nm technology and beyond is necessary for a proper understanding of signal and power grid integrity for high performance chip designs. In addition, process variation is becoming a major issue for nano-meter technologies [6]- [8] . Intra-die and inter-die device and interconnect variations add another dimension to clock and signal timing uncertainties, and it is worth investigating the inductive impact on signal integrity in the presence of process variations.
In this paper, measurement Fig. I shows one of the test structures with eight ground wires as current return paths. On-wafer testing was performed using a network analyzer to extract S-parameters of the test structures. An open structure is also measured so that S-parameters are de-embedded from environmental parasitic elements. In Fig. 2 Fig. 5 . This is due to the fact that reduced capacitance actually magnifies inductance impact.
IV. INDUCTIVE IMPACTS IN FUTURE TECHNOLOGIES
For technologies below 0.25 gm, the inductance impact increases clock skew, max-timing and noise levels ofbus signals. In the nanometer technologies, interconnects become more resistive and capacitive due to smaller wire widths and pitches, which may alleviate inductive impact. However, faster signal rise and fall times increase di/dt and inductive effects. It is important to evaluate the inductive impact on signal and power grid integrity for high performance chip designs in 90 nm technology and beyond.
Following a similar methodology to that used in [2] impact on interconnect delay and cross-talk will not be alleviated in the 65nm and 45nm technologies. High performance designs need to address these issues effectively, e.g., to provide complete shielding to clocks and create inductance-aware wire classes. 
